Title:
【発明の名称】連結リストDMA記述子アーキテクチャ
Document Type and Number:
Japanese Patent JP2003512670
Kind Code:
A
Abstract:
A linked list DMA descriptor includes an indication of a number of data pointers contained in a subsequent DMA descriptor. The number of data pointers contained in the subsequent DMA descriptor is preferably contained in the memory address of the subsequent DMA descriptor. The number of data pointers is stored by the DMA controller and controls how many read cycles are performed when processing the subsequent DMA descriptor.
More Like This:
| JPS6014382 | [Title of the Invention] Data transfer unit |
| JP4243186 | Fast start method and device of phase-locked loop |
| JP2017220802 | OPTICAL TRANSCEIVER |
Inventors:
Andreas Schmidt
Application Number:
JP2001532386A
Publication Date:
April 02, 2003
Filing Date:
October 20, 2000
Export Citation:
Assignee:
Infineon Technologies North America Corporation
International Classes:
G06F13/28; (IPC1-7): G06F13/28
Attorney, Agent or Firm:
Toshio Yano (3 outside)