Title:
情報処理システム、記憶装置、情報処理装置、及び情報処理システムの制御方法
Document Type and Number:
Japanese Patent JP5413520
Kind Code:
B2
Abstract:
A shared memory device transmits information indicating the validity of data to be stored to each information processing apparatus, and acquires information indicating the validity of data that each shared memory device stores. Further, the shared memory device acquires information indicating the on-line state between each information processing device and each shared memory device, and determines whether the multiplexing of the data that the shared memory device stores is guaranteed based on the acquired information.
More Like This:
| JPS55108057 | DUPLEX CONTROL UNIT |
| WO/2016/170619 | COMPUTER SYSTEM |
| JP2723609 | [Title of Invention] Microprocessor |
Inventors:
Yoshihiko Sano
Application Number:
JP2012539515A
Publication Date:
February 12, 2014
Filing Date:
October 20, 2010
Export Citation:
Assignee:
富士通株式会社
International Classes:
G06F11/18
Domestic Patent References:
| JPH0460750A | 1992-02-26 | |||
| JP2010122752A | 2010-06-03 | |||
| JP2006259821A | 2006-09-28 | |||
| JPH06231098A | 1994-08-19 | |||
| JPH11161605A | 1999-06-18 | |||
| JPH0460750A | 1992-02-26 | |||
| JP2010122752A | 2010-06-03 | |||
| JP2006259821A | 2006-09-28 | |||
| JPH06231098A | 1994-08-19 | |||
| JPH11161605A | 1999-06-18 |
Attorney, Agent or Firm:
Tadashige Ito
Tadahiko Ito
Akinori Yamaguchi
Tadahiko Ito
Akinori Yamaguchi