Title:
COMPILER DEVICE
Document Type and Number:
Japanese Patent JPH01251274
Kind Code:
A
Abstract:
PURPOSE:To facilitate the generation of an object program by running a loop which has been detected by a definition and quotation relation inspecting means and inspecting whether a vector instruction is applicable or not, and inserting its result into an instruction train of the loop. CONSTITUTION:A vector processing means 12 is called, an intermediate text B is inputted and whether a vector instruction is applicable to a loop or not is inspected, and in case it is applicable, a code generating means 13 transforms the text B so that an object program D which has used the vector instruction can be generated. A definition and quotation relation inspecting means 121 of an array generates definition and quotation relation inspecting information C to the loop to which the vector instruction is unapplicable due to a fact that a definition and quotation relation of the array is unknown. Subsequently, the means 13 is called, the text B is inputted and the program D is generated. When there is a loop to which the vector instruction is unapplicable, a definition and quotation relation inspecting instruction train inserting means 131 of the array is called, the information C is inputted, whether the definition and quotation relation of the array can apply actually the vector instruction or not is inspected, and an instruction train for outputting its result is generated and inserted.
More Like This:
| WO/2019/008324 | AN APPARATUS AND METHOD FOR CONTROLLING EXECUTION OF INSTRUCTIONS |
| WO/2001/009704 | POWER MANAGEMENT FOR A PROCESSING SYSTEM |
Inventors:
YAMAMOTO KATSUMI
Application Number:
JP7907488A
Publication Date:
October 06, 1989
Filing Date:
March 31, 1988
Export Citation:
Assignee:
NEC CORP
International Classes:
G06F9/32; G06F9/44; G06F9/45; G06F17/16; (IPC1-7): G06F9/32; G06F9/44; G06F15/347
Attorney, Agent or Firm:
Naotaka Ide