To provide a constant voltage circuit capable of saving power consumption and preventing the occurrence of unstable action such as oscillation.
Since an absolute value of a source-to-gate voltage of an output voltage control transistor M1 is low when a current flowing through a load 10 is low, a gate voltage of a PMOS transistor M11 is increased and an on resistance of a PMOS transistor M11 is increased, and consequently, a phase compensation resistance value is increased. Since an absolute value of a source-to-gate voltage of the output voltage control transistor M1 is high when the current flowing through the load 10 is high, a gate voltage of the PMOS transistor M11 is reduced and an on resistance of the PMOS transistor M11 is lowered, and consequently the phase compensation resistance value is reduced.
YOSHII KOJI
MIZUGUCHI YUSUKE
ANALOG RES KK
JP2001282372A | 2001-10-12 | |||
JP2002297248A | 2002-10-11 | |||
JPS61613A | 1986-01-06 | |||
JP2004062374A | 2004-02-26 | |||
JPH10283043A | 1998-10-23 | |||
JP2001075663A | 2001-03-23 | |||
JPH04369108A | 1992-12-21 | |||
JP2001148467A | 2001-05-29 |
Masahiro Ishino