Title:
DATA PROCESSING DEVICE AND DATA TRANSFER METHOD
Document Type and Number:
Japanese Patent JP2015170293
Kind Code:
A
Abstract:
PROBLEM TO BE SOLVED: To perform a high-speed data transfer between a plurality of functional modules connected to a bus.SOLUTION: A data processing device comprises: a bus 101 that relates to a data transfer; a plurality of functional modules 50 and 60 that is connected to the bus 101 ; and a plurality of temporary storage devices 10 and 20 that is connected to the bus 101 and has an order of writing and reading data defined. Each of the plurality of functional modules 50 and 60, and the plurality of temporary storage devices 10 and 20 includes bus connection interfaces 11, 12, 21, 22, 52, 53, 62 and 63 for connecting to the bus 101, and these bus connection interfaces have a bus address capable of uniquely identifying the bus connection interface allocated. Then, the processing device is configured to simultaneously execute the data transfer between one of the plurality of functional modules and one of the plurality of temporary storage devices and the data transfer between the other of the plurality of functional modules and the other of the plurality of temporary storage devices.
Inventors:
SAGA YOSHITAKA
Application Number:
JP2014046733A
Publication Date:
September 28, 2015
Filing Date:
March 10, 2014
Export Citation:
Assignee:
RICOH CO LTD
International Classes:
G06F13/28; G06F13/38
Domestic Patent References:
| JP2013065065A | 2013-04-11 | |||
| JP2007219874A | 2007-08-30 | |||
| JPH0417051A | 1992-01-21 | |||
| JP2013065065A | 2013-04-11 | |||
| JP2007219874A | 2007-08-30 | |||
| JPH0417051A | 1992-01-21 | |||
| JP2007305073A | 2007-11-22 |
Foreign References:
| US20070288706A1 | 2007-12-13 |
Attorney, Agent or Firm:
Takashi Satoru
Previous Patent: SEMICONDUCTOR DEVICE
Next Patent: COORDINATE INPUT DEVICE, CONTROL METHOD THEREFORE, AND PROGRAM
Next Patent: COORDINATE INPUT DEVICE, CONTROL METHOD THEREFORE, AND PROGRAM