Title:
DESIGNATION SYSTEM FOR SUBCHANNEL ADDRESS
Document Type and Number:
Japanese Patent JPS5374852
Kind Code:
A
Abstract:
PURPOSE: To ensure an easy alteration of the subchannel address which stores the subchannel in the main memory and also to enable an LSI formation of the multiplexer channel.
Inventors:
MITSUI HIROSHI
Application Number:
JP15135476A
Publication Date:
July 03, 1978
Filing Date:
December 15, 1976
Export Citation:
Assignee:
SANYO ELECTRIC CO
International Classes:
G06F13/12; G06F3/00; G06F13/00; (IPC1-7): G06F3/00; G06F13/00
Previous Patent: JPS5374851
Next Patent: SELECTION AND TRANSMISSION SYSTEM FOR DEVICE ADDRESS OF INPUT/OUTPUT CONTROLUNIT
Next Patent: SELECTION AND TRANSMISSION SYSTEM FOR DEVICE ADDRESS OF INPUT/OUTPUT CONTROLUNIT