PURPOSE: To obtain a differential amplification circuit whose speed is high and whose power consumption is low by controlling a logic threshold so that an output from one of two pairs of invertor circuits goes to high level and an output from another goes to low level.
CONSTITUTION: When both input voltages V1 and V2 become higher than the logic threshold Vth, the outputs from the invertor circuits 1 and 2 go to low level and the output from a NOR circuit 5 goes to high level, then the output from the NOR circuit 6 goes to low level, so that a control voltage Vc raises and the value Vth of the invertor circuits 1 and 2 raises, as well. When both input voltages V1 and V2 become lower than the value Vth, the value Vth goes to low because of the occurrence of inverse voltage change. When one of the input voltages V1 and V2 becomes higher than the value Vth and another becomes lower than that, both of outputs from the NOR circuits 5 and 6 go to low level and the control voltage Vc and the logic threshold value Vth go to a fixed value to be stabilized.
JPH11144465 | SEMICONDUCTOR MEMORY DEVICE |
JPH03283192 | AMPLIFIER CIRCUIT |
JPH08115595 | MEMORY DEVICE |
MASAKI AKIRA