Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
DISTRIBUTED DATA PROCESSOR
Document Type and Number:
Japanese Patent JPH0460742
Kind Code:
A
Abstract:

PURPOSE: To simultaneously impart clock signals to all processing elements and to enable respective processing elements to simultaneously read an asynchronism requiring signal from a host unit by providing the delay means of the clock signal and a delay time deciding means on a distributed data processor consisting of plural processing elements.

CONSTITUTION: An asynchronism requirement arbitrating means 24 receives the asynchronism requiring signal from host CPU 20, gives the instruction of the deceleration and acceleration of an MPU clock for an MPU clock generation means 23 and issues the received asynchronism requiring signal to processors 22. A clock distribution means 26 is provided with a delay switching means 25, delays the MPU clock through a propagation time counting means 27 while distributing it to respective processors 22 in accordance with the delay function. Thus, the processors 22 simultaneously receive the asynchronism requiring signal of an interruption requiring signal from host CPU 20 in accordance with the same clock signal and execute a data processing.


Inventors:
YOSHIZAWA HIDEKI
KATO HIDEKI
ICHIKI HIROMOTO
MASUMOTO DAIKI
Application Number:
JP17106990A
Publication Date:
February 26, 1992
Filing Date:
June 28, 1990
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU LTD
International Classes:
G06F15/16; G06F1/10; G06F9/52; G06F15/177; G06F15/80; (IPC1-7): G06F15/16
Attorney, Agent or Firm:
Mitsuyoshi Okada (3 outside)