To provide a duty ratio correction circuit that is capable of correcting a duty ratio by using an activation edge of an incoming external clock signal.

A duty ratio correction circuit includes: duty control means for generating an internal clock signal having a duty ratio defined according to a first reference clock signal and a reset signal; and reset signal generation means for generating the reset signal in response to a second reference clock signal and the internal clock signal fed back thereto.