Title:
【発明の名称】積分器用コンパレータ回路装置及び比較方法
Document Type and Number:
Japanese Patent JP3100664
Kind Code:
B2
Abstract:
2.1 From an amplifier and an integrating capacitor followed by comparators, an integrator with comparator outputs can be formed. The usable input voltage range for the comparators, however, is normally 2 to 3 V less than the operating voltage. A corresponding integrated circuit having this function would need a relatively large chip area.
2.2 The usable input voltage range for the comparators can nearly reach the magnitude of the operating voltage and the circuit can be accommodated on a reduced chip area by using transistors operated in saturation and a special circuit technique.
2.3 For electrical circuits needing integrators with comparator outputs, for example ramp function generators.
More Like This:
Inventors:
Rudolph Kobritz
Knorenz
Knorenz
Application Number:
JP12709291A
Publication Date:
October 16, 2000
Filing Date:
May 30, 1991
Export Citation:
Assignee:
Deutscher Thomson-Brant Geselsyaft Mitz Besien Renktel Haftung
International Classes:
G01R19/165; G06G7/18; H03K5/24; (IPC1-7): G06G7/18; G01R19/165; H03K5/24
Domestic Patent References:
| JP5719805A | ||||
| JP6221320A |
Attorney, Agent or Firm:
Toshio Yano (2 outside)
Previous Patent: 半導体装置及びその製造方法
Next Patent: PROCESS CARTRIDGE ATTACHABLE TO/DETACHABLE FROM IMAGE FORMING DEVICE
Next Patent: PROCESS CARTRIDGE ATTACHABLE TO/DETACHABLE FROM IMAGE FORMING DEVICE