Title:
【発明の名称】集積化順次アクセスメモリ回路
Document Type and Number:
Japanese Patent JP2615004
Kind Code:
B2
More Like This:
| JPS61104399 | DELAY CONTROLLING CIRCUIT |
| JPH0255483 | TELETEXT RECEIVER |
Inventors:
Masuda Ota
Application Number:
JP21839684A
Publication Date:
May 28, 1997
Filing Date:
October 19, 1984
Export Citation:
Assignee:
株式会社日立製作所
International Classes:
G11C21/00; G11C7/00; (IPC1-7): G11C7/00; G11C21/00
Domestic Patent References:
| JP5342529A | ||||
| JP59176837A | ||||
| JP5827438Y2 |
Attorney, Agent or Firm:
Yoshiaki Numagata (1 person outside)