To suppress an execution delay when executing a plurality of CPU execution programs from an external storage unit.
The information processing device comprises: a plurality of processors; a non-volatile internal storage unit for storing an execution program for each of the plurality of processors; a detachable non-volatile external storage unit for executing reading and writing of data in a sector unit and storing an execution program for each of the plurality of processors; a selection unit for selecting either the internal storage unit or the external storage unit from which the execution program of the plurality of processors is activated; and a random-access temporary storage unit that is installed for each of the plurality of processors and, when selection is performed so that the execution program is activated from the external storage unit, stores a reading result of data from the external storage unit.
JP2005185691A | 2005-07-14 | |||
JP2005520222A | 2005-07-07 | |||
JP2005122759A | 2005-05-12 | |||
JPH08179986A | 1996-07-12 | |||
JP2005174009A | 2005-06-30 | |||
JP2004038560A | 2004-02-05 | |||
JPH08171483A | 1996-07-02 | |||
JP2004220575A | 2004-08-05 | |||
JP2006004387A | 2006-01-05 |
US8990549B2 | 2015-03-24 |
Next Patent: INDICATION TAG PROCESSING SYSTEM