PURPOSE: To increase a substrate bias voltage in absolute value, by using a clamping MOS diode whose threshold voltage is about 0V.
CONSTITUTION: The bias generating circuit consists of oscillating circuit 1, driving circuit 2, coupling capacitor 3, MOS diode 4 substracting a substrate curretn, and clamping MOS diodes 5 and 6. It transistors TR whose amount of a dose is 1.0× 1011cm-2 are used as diodes 5 and 6, threshold voltage VT is 0.1V, point C is calmped at about 0.2V, and the substrate bias voltage is obtained as shown by equation (6) (where VSUB is the bias voltage, VDD the amplitude of the output pulse of circuit 2, and VTS the threshold voltage of the junction diode). Those TRs are connected in series by (n) stages to control the substrate voltage as shown by equation (7) [where (n) is an integer satisfying equation (8)]. Further, VT can be controlled to any value through ion injection.
JPS53121561A | 1978-10-24 | |||
JPS53102682A | 1978-09-07 | |||
JPS54109750A | 1979-08-28 |