Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
INTERRUPTION CONTROL SYSTEM
Document Type and Number:
Japanese Patent JPS61175730
Kind Code:
A
Abstract:

PURPOSE: To collect easily the data investigating the cause of an abnormal state by setting forcibly an execution address at a specific address in case a specific signal is supplied.

CONSTITUTION: In a normal operation mode an address part 4 is set to an instruction address register 2 via a switch 6 for designation of the address of the next instruction. Thus the next instruction is read out. The switch 6 is controlled by a push-button 7 of an operator console. With push of the button 7, the switch 6 is changed over so that the contents of a register 9 are transmitted through the register 2 just for a control cycle by the signal produced on a signal line 8. It is supposed that a specific fixed address is always set to the register 9. When the button 7 is pushed, the instruction of the address of the register 2 is read out to an instruction register 3. Then a microprogram starting at a microinstruction of said specific address is executed.


Inventors:
SAKURAI MITSUO
SASO HIDEYUKI
SATO NOBUYOSHI
HITOMI MASAHIRO
Application Number:
JP1592085A
Publication Date:
August 07, 1986
Filing Date:
January 30, 1985
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU LTD
International Classes:
G06F9/48; G06F9/22; G06F9/26; (IPC1-7): G06F9/22; G06F9/46
Domestic Patent References:
JPS5769351A1982-04-28
JPS5617450A1981-02-19
JPS5742437B21982-09-08
JPS51122349A1976-10-26
Attorney, Agent or Firm:
Sadaichi Igita



 
Previous Patent: SOFTWARE PROTECTOR

Next Patent: MICROPROGRAM CONTROL SYSTEM