PURPOSE: To implement an LSI in a short time, by arranging exclusively designed special function blocks at appropriate positions on a cell array substrate, on which basic cells are arranged in an m×n pattern.
CONSTITUTION: A chip 1 has an array structure, wherein basic cells 2 are fundamentally arranged in an m×n pattern. The cells can be arranged so that the number of the cells is freely increased or decreased. Function blocks 3 are arranged depending on the purpose regardless of the restriction imposed by a foundation. Then, the function blocks having a systematic structure such as memories and special purpose blocks such as buffers are arranged at the appropriate positions. The memories are exclusively designed, with the basic structure of the cell array suitable for computer aided design as a fundamental form, and has excellent area efficiency. Then, the special function peculiar to the kind of the device is satisfied without nullifying the features of the cell array substrate, and the LSI can be implemented in a short time.
JPS5342578A | 1978-04-18 | |||
JPS57100747A | 1982-06-23 |
Next Patent: LARGE SCALE INTEGRATED CIRCUIT