Title:
リミッタ回路
Document Type and Number:
Japanese Patent JP6742564
Kind Code:
B2
Abstract:
A first inductor is connected to an input terminal through a capacitive element. To the first inductor, an anti-parallel diode pair including a first diode and a second diode, and a second inductor are connected. The first inductor and the anti-parallel diode pair are coupled to each other by an electromagnetic field, thereby forming a coupling capacitance.
More Like This:
| JPH0648984 | [Name of device] Voltage limiter circuit |
| JP2010130187 | SEMICONDUCTOR DEVICE AND OPTICAL READER |
Inventors:
Torii Takuma
Hanaya Masatake
Koji Yamanaka
Kazuhiro Nishida
Hanaya Masatake
Koji Yamanaka
Kazuhiro Nishida
Application Number:
JP2020516991A
Publication Date:
August 19, 2020
Filing Date:
May 01, 2018
Export Citation:
Assignee:
Mitsubishi Electric Corporation
International Classes:
H03G11/02
Domestic Patent References:
| JP2012195676A | ||||
| JP2012186723A | ||||
| JP2011234110A | ||||
| JP2011205336A | ||||
| JP200822255A |
Foreign References:
| WO2019211897A1 |
Attorney, Agent or Firm:
Sanno domestic and foreign patent office