PURPOSE: To obtain a robust laminated semiconductor wafer wherein cracks are not generated on the surface when mirror surface polishing process is performed by applying large load.
CONSTITUTION: The surface of a semiconductor wafer 110 on the side where a semiconductor element is formed, out of two laminated semiconductor wafers 110, 120, is polished to obtain a specified thickness. From the polished semiconductor wafer 110 toward the other semiconductor wafer 120, sloping down taper type beveling is performed on the whole of outer peripheral part 101 of the laminated semiconductor wafer 100, thereby obtaining a lamination semiconductor wafer wherein a taper part is formed on the outer peripheral part. After that, the surface of a semiconductor wafer 110 on the side where a semiconductor element is to be formed is subjected to mirror polishing. The radius of the semiconductor wafer wherein the taper part is formed does not become small, and the shape is hard to generate cracks. Thereby cracks or the like are not generated when mirror surface polishing or the like is performed.
AOSHIMA TAKAAKI
Next Patent: HEAT-, CORROSION- AND WEAR RESISTANT SLIDING MEMBER MADE OF SINTERED A LLOY