To propose a manufacturing method permitting the efficient manufacture of a multilayer wiring board and an improvement in the reliability of interlayer conduction connection of a stacked via or the like.
In an insulating resin substrate 1, there is formed a via hole 2 having the maximum diameter that is twice or less the thickness of a wiring conductor to be formed. In the insulating resin substrate with the via hole formed, a base metal layer 3 and a resist film 4 are formed. An electrolytic plating metal 5 is deposited by electrolytic plating to form a wiring conductor of a predetermined thickness and fill the via hole conductor at the same time. By stacking a predetermined kind and number of single-layer wiring boards 6 obtained in this way to press them, a multilayer wiring board is formed.
COPYRIGHT: (C)2007,JPO&INPIT
YOKOTA HIDEKI
JP2004023002A | 2004-01-22 | |||
JPH09312472A | 1997-12-02 | |||
JP2002158447A | 2002-05-31 | |||
JP2004193370A | 2004-07-08 |
WO2004103039A1 | 2004-11-25 |
Next Patent: DICING METHOD OF LAMINATED SUBSTRATES