Title:
MEASUREMENT DEVICE
Document Type and Number:
Japanese Patent JP2009014654
Kind Code:
A
Abstract:
To stably perform an AC timing test to the high speed IF circuit with high precision.
A measurement device comprises: a plurality of input delay adjusting parts for delaying each input signal and outputting respectively according to each input delaying selection signal respectively; and a plurality of output delay adjusting parts for delaying the corresponding signal among the signals outputted from the plurality of input delay adjusting parts according to respective output delay selection signals.
More Like This:
| JPS63188784 | LOGIC ANALYZER |
| WO/2006/126130 | DEVICE, SYSTEM AND METHOD FOR TESTING AND ANALYSING INTEGRATED CIRCUITS |
| JPS6013267 | CIRCUIT TESTER |
Inventors:
UEDA YASUTO
KATO YASUMITSU
KATO YASUMITSU
Application Number:
JP2007179691A
Publication Date:
January 22, 2009
Filing Date:
July 09, 2007
Export Citation:
Assignee:
PANASONIC CORP
International Classes:
G01R31/28
Attorney, Agent or Firm:
Hiroshi Maeda
Hiroshi Takeuchi
Takahisa Shimada
Yuji Takeuchi
Katsumi Imae
Atsushi Fujita
Kazunari Ninomiya
Tomoo Harada
Iseki Katsumori
Seki Kei
Yasuya Sugiura
Hiroshi Takeuchi
Takahisa Shimada
Yuji Takeuchi
Katsumi Imae
Atsushi Fujita
Kazunari Ninomiya
Tomoo Harada
Iseki Katsumori
Seki Kei
Yasuya Sugiura
Previous Patent: ONBOARD SYSTEM
Next Patent: TARGET ALTITUDE MEASUREMENT METHOD, TARGET ALTITUDE MEASUREMENT SYSTEM AND RADAR SYSTEM
Next Patent: TARGET ALTITUDE MEASUREMENT METHOD, TARGET ALTITUDE MEASUREMENT SYSTEM AND RADAR SYSTEM