To improve the application degree of main storage memory by provid ing shuffle memory that consists of plural memory banks, allocating a memory area for smoothing to a residual area of the shuffle memory and alternately making one bank input and output an external code word and to store it again and the other bank outputs an internal code word.
An interface part 50 is provided with a time stamp generating and controlling part 51, a 1st first-in first-out (FIFO) 52 and a 2nd FIFO 53. While the FIFO 52 writes data, the FIFO 53 reads stored data. By doing this write and read alternately, it is possible to prevent inter-input/output data collision. Memory for a smoothing/desmoothing buffer is allocated to a residual area of shuffled memory and utilized. A system is operated by a serial clock to share the memory.
Next Patent: TELEVISION RECEIVER