PURPOSE: To perform rapid dumping by providing a mechanism freely attachable and detachable to and from the bus of the central processing unit and dumping the content of the main storage device to no-volatile memory.
CONSTITUTION: A reading control circuit 6 starts to operate when a reading command signal 202 is set from a central processing unit 2. At this time, the address counter within the reading control circuit is set to zero and the memory size is set to the length counter. The reading control circuit 6 sets an address counter to an address bus 101, sets a signal line 204, reads data from a main storage device 1, sets a signal line 203 and writes data on a non-volatile memory 4. These operations are repeated till the length counter becomes zero. Thus, with increasing a capacity of the main storage device, the stoppage of the computer system to take memory dump for a long time becomes unnecessary.
Next Patent: DATA STORAGE SYSTEM FOR RELATIONAL DATA BASE