Title:
MEMORY SYSTEM FOR ENHANCING AVAILABILITY OF SEMICONDUCTOR MEMORY UNIT, AND REFRESH METHOD FOR THE SEMICONDUCTOR MEMORY UNIT
Document Type and Number:
Japanese Patent JP3881289
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To provide a memory system for enhancing the availability of a semiconductor memory unit, and to provide a refresh method for the semiconductor memory unit.
SOLUTION: This system comprises a plurality of semiconductor memory devices generating an address of a bank refreshed next and an address of a word line as a first refresh bank address and a refresh-row address responding to a refresh-instruction and refreshing a word line of a bank corresponding to the first refresh-bank address and the refresh-row address, and a memory controller issuing the refresh instruction for the plurality of semiconductor memory devices and generating a second refresh-bank address of the same as the first refresh bank address responding to a refresh instruction. The memory controller applies only a refresh instruction without applying a bank address, refreshes selectively a specific bank, and memory use efficiency can be improved.
More Like This:
| JPS6254891 | WRITE RECOVERY CIRCUIT |
Inventors:
Keikei
Application Number:
JP2002188180A
Publication Date:
February 14, 2007
Filing Date:
June 27, 2002
Export Citation:
Assignee:
Samsung Electronics Co.,Ltd.
International Classes:
G11C7/00; G11C11/406; G11C11/403; (IPC1-7): G11C11/406; G11C11/403
Domestic Patent References:
| JP8106784A | ||||
| JP9306165A |
Attorney, Agent or Firm:
Yasunori Otsuka
Shiro Takayanagi
Yasuhiro Otsuka
Shuji Kimura
Shiro Takayanagi
Yasuhiro Otsuka
Shuji Kimura
Previous Patent: METHOD FOR PRODUCING 5-ARYLPENTANOL
Next Patent: RIDING TEA PLUCKING MACHINE FOR MIDDLE CUTTING
Next Patent: RIDING TEA PLUCKING MACHINE FOR MIDDLE CUTTING