Title:
METHOD OF SURFACE TREATING MULTILAYER PRINTED BOARD INNER LAYER PLATE
Document Type and Number:
Japanese Patent JPS56167399
Kind Code:
A
More Like This:
| JP2008091630 | MULTILAYER MODULE |
| JP6354163 | Circuit boards and electronics |
| JPH01119097 | MANUFACTURE OF CERAMIC MULTI-LAYER WIRING BOARD |
Inventors:
ISHII NARIMITSU
Application Number:
JP7038080A
Publication Date:
December 23, 1981
Filing Date:
May 27, 1980
Export Citation:
Assignee:
TOKYO SHIBAURA ELECTRIC CO
International Classes:
H05K3/46; H05K3/38; (IPC1-7): H05K3/46