To prevent RAM data from being misrecognized with simple constitution by arranging RAMs, and storing the same data on the different RAMs and making different the bit positions of the same data in respective address areas.
One piece of data '0' here has the bit position of an address 002D of a RAM 11 set to a 1st position (right end). In a RAM 12, this '0' has the bit position of an address 0089 of the RAM 12 set to a 4th position (from the right end). In a RAM 13, this '0' has the bit position of an address 00C5 of the RAM 13 set to a 6th position (from the right end). Thus, when one set of data is stored in more than one address area, RAMs 11 to 14 are arranged, and the same data are stored in the different RAMs and the bit positions of the same data in address areas are made different.
Next Patent: DUAL-MEMORY PROCESSOR