Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
MULTIPLICATION CIRCUIT AND FILTER CIRCUIT
Document Type and Number:
Japanese Patent JP2000181984
Kind Code:
A
Abstract:

To provide the power saving circuit of small scale for digital signal processing by composing capacitive coupling of plural capacitances of capacity proportional to the sum of weight of bit pairs corresponding to respective AND circuits, connecting the output of this capacitive coupling to an amplifier circuit and outputting the multiplied result as an analog voltage.

Concerning the combination of all the digital data of 3 bits of a0-a2 and the digital data of 3 bits of b0-b2, the AND is respectively obtained by AND circuits G91-G99. The respective outputs of these AND circuits G91-G99 are respectively inputted to MUX91, SEL91, MUX92, SEL93 and MUX93 and these outputs are respectively connected to capacitances C91-C96 so that capacitive coupling is constituted. The output of this capacitive coupling is inputted to the inverted input of an operational amplifier AMP9, the capacity in proportion to the sum of weight of these respective AND inputs is calculated and the multiplied result is outputted as an analog voltage.


Inventors:
SHU NAGAAKI
Application Number:
JP35429398A
Publication Date:
June 30, 2000
Filing Date:
December 14, 1998
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
YOZAN INC
International Classes:
G06F7/53; G06F7/523; G06G7/16; H03H17/04; G06F7/52; (IPC1-7): G06G7/16; H03H17/04
Attorney, Agent or Firm:
Yamamoto Makoto