DIGITAL MODULATION AND DEMODULATION METHOD, DEVICE THEREFOR, RECORDING MEDIUM AND ITS PRODUCTION

Japanese Patent JP3013745

B2

PURPOSE: To improve the information density in recording, reproducing and transmitting by executing limitation of the max. inversion intervals and minimization of DSV while satisfying the conditions for the min. inversion intervals by inserting one bit- coupling bit at the time of forming digital modulation codes, thereby satisfying the conditions for the inversion intervals.
CONSTITUTION: S bit data is inputted to a ROM 10 and 8 bit data is converted to 14 channel bits. Modulation code blocks after conversion are transferred to registers 12, 14 and the data of the two blocks, front and rear, are stored. The storage data of a register 14 is stored via a selector 18 into a memory 20. On the other hand, the front side number bits of the blocks stored in the register 12 and the rear side number bits of the blocks stored in the register 14 are temporarily determined of the coupled bits in a processing section 22. These bits are sent to an establishing section 26 where the logic value to optimize the DSV is determined and the logic of the logical value of the modification code blocks and the coupled bits are established. The logical value within the register 24 instructs a selectable address value at the time of address counting by a counter 28. The logic value is stored into a memory 20 in accordance with the output of the establishing section 26. Bit lands are formed on a disk 36 via conversion sections 30, 32 and a driving section 34.

Takaro Mori
Kazunari Matsui
Hayashiyama Engineering

JP10001295A

February 28, 2000

March 31, 1995

Click for automatic bibliography generation  

Victor Company of Japan Ltd.

G11B20/10; G11B7/00; G11B7/004; H03M7/14; (IPC1-7): H03M7/14; G11B7/00; G11B20/10

JP58220214A
JP58220214A
JP6139708A
JP62272726A
JP6313425A
JP6197024A
JP6311042A
JP7245565A

Yasutoshi Kajiwara

Previous Patent: 複合材

Next Patent: DIGITAL CONTOUR COMPENSATING DEVICE