Title:
NOISE SUPPRESSION CIRCUIT
Document Type and Number:
Japanese Patent JP3860531
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To realize a noise suppression circuit which suppresses normal-mode noise and common-mode noise and can be made small-sized.
SOLUTION: First and second winding W11 and W12 and a magnetic core 11 suppress common-mode noise. Third to fifth winding W13, W14, and W15, a magnetic core 12, and a capacitor 13 suppress normal-mode noise. Winding W11 and W12 bring about leakage inductances in conductive lines 3 and 4 respectively. Differences between crest values of normal-mode noise passing conductive lines 3 and 4 and crest values of signals passing the capacitor 13 and winding W15 is reduced by the leakage inductances.
Inventors:
Ken Wasaki
Yoshihiro Saito
Yoshihiro Saito
Application Number:
JP2002351475A
Publication Date:
December 20, 2006
Filing Date:
December 03, 2002
Export Citation:
Assignee:
tdk Corporation
International Classes:
H03H7/09; (IPC1-7): H03H7/09
Domestic Patent References:
| JP2000244272A | ||||
| JP7022886A | ||||
| JP2002204189A | ||||
| JP9102723A | ||||
| JP52085448A |
Attorney, Agent or Firm:
Katsumi Hoshimiya
Previous Patent: FASTENING BAND
Next Patent: FOLDING APPARATUS, PAPER SHEET TREATMENT DEVICE, AND IMAGE FORMING SYSTEM
Next Patent: FOLDING APPARATUS, PAPER SHEET TREATMENT DEVICE, AND IMAGE FORMING SYSTEM