PURPOSE: To shorten a writing time for redundant address, to shorten a testing time and to reduce a product cost.
CONSTITUTION: When pieces of a plurality of address information to be redundantly replaced are stored in a redundant circuit 38, all the pieces of the information are latched to a latch group for a page program through a data input/ output buffer 40. Then, all the pieces of the information stored in the group 39 are written at once in the circuit 38. Thus, a writing time of the address can be shortened. In order to conduct a normal accessing operation, when the pieces of the address information are input to the circuit 38 through an address input buffer 37, the circuit 38 compares the input address information with previously stored redundant address information, outputs the redundant address, and selects a redundant memory cell in a reserve row 36 through a reserve row decoder 35.
YOSHIDA TAKUJI
Next Patent: SEMICONDUCTOR MEMORY AND INSPECTING METHOD THEREFOR