Title:
NONVOLATILE SEMICONDUCTOR STORAGE DEVICE
Document Type and Number:
Japanese Patent JP3853850
Kind Code:
B2
Abstract:
PURPOSE: To realize high-speed writing and high-speed erasing by performing simultaneous data writing or erasing by using at least two out of separated plural sub-arrays and shifting the timing of data writing or erasing for another sub-array against that of data writing or erasing for desired sub-array.
CONSTITUTION: While writing operation is made on a word line WL2r, reading operation for confirming writing is made on a word line WL 21, and while writing operation is made on the line WL 21, reading operation for confirming writing is made on the line WL2r. Then, when the threshold voltages of memory cells to be written out of selected memory cells M211 to M2n1 and M21r to M2nr reach all target values, the writing operation is completed thoroughly. Thus, high-speed writing and erasing can be realized.
More Like This:
Inventors:
Koji Sakui
Ken Takeuchi
Kazunori Ouchi
Fujio Masuoka
Ken Takeuchi
Kazunori Ouchi
Fujio Masuoka
Application Number:
JP14767194A
Publication Date:
December 06, 2006
Filing Date:
June 29, 1994
Export Citation:
Assignee:
Toshiba Corporation
International Classes:
G11C16/02; G11C17/00; G11C16/06; H01L21/8247; H01L27/115; (IPC1-7): H01L27/115; G11C16/06
Domestic Patent References:
| JP6103790A | ||||
| JP6259320A | ||||
| JP438700A | ||||
| JP3105795A | ||||
| JP5325573A | ||||
| JP6139143A | ||||
| JP554682A |
Attorney, Agent or Firm:
Takehiko Suzue