PERITONEUM FUNCTION EVALUATING SYSTEM AND CONTROL METHOD THEREOR AND COMPUTER READABLE MEMORY

Title:

PERITONEUM FUNCTION EVALUATING SYSTEM AND CONTROL METHOD THEREOR AND COMPUTER READABLE MEMORY

Document Type and Number:

Japanese Patent JP3661980

Kind Code:

B2

Abstract:

PROBLEM TO BE SOLVED: To easily and optionally evaluate a peritoneum function by evaluating the peritoneum function by calculating an overall mass transfer/membrane area coefficient by using inputted peritoneum balance test data when evaluating the peritoneum function by using the peritoneum balance test data.
SOLUTION: When starting a peritoneum function evaluating system, since a password input image screen is displayed on a display part 130 in the first place, a password is inputted by using a keyboard 124, pen 125 and the like. Next, required patient information is inputted to a patient information input area on a main panel, and required prescription information is inputted to a prescription information input image screen in order. Next, two-hour PET (a peritoneum balance test) is performed, obtained PET data is registered in a RAM 103, and MTAC (a membrane section modulus) and D/P (the ratio of the creatinine concentration in a dialysing fluid to the creptinine concentration in blood) are calculated on the basis of the PET data. Then, time series data of peritoneum permeability is calculated to evaluate memberane permeability.

More Like This:

JP2713349	INDUSTRIAL APPLICABILITY: Method for measuring human G-CSF
WO/1993/014693	ELECTRODE
JPH01303138	MAGNETIC RESONANCE IMAGING DEVICE

Inventors:

Akiyasu Yamashita
Takashi Saito
Murayama Chie

Application Number:

JP8453499A

Publication Date:

June 22, 2005

Filing Date:

March 26, 1999

Export Citation:

Click for automatic bibliography generation Help

Assignee:

Terumo Corporation

International Classes:

A61B10/00; (IPC1-7): A61B10/00

Domestic Patent References:

JP10502569A

Foreign References:

WO1999006082A1

Attorney, Agent or Firm:

Yasunori Otsuka
Kenichi Matsumoto

Previous Patent: PARALLEL BIT TEST CIRCUIT SHARING OUTPUT DRIVER, PARALLEL BIT TEST METHOD UTILIZING THE SAME, AND IT...

Next Patent: ANHIDROTIC AGENT