Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
PHASE LOCKED LOOP TYPE MODULATOR
Document Type and Number:
Japanese Patent JPS61201505
Kind Code:
A
Abstract:

PURPOSE: To form a modulator with excellent modulation distortion factor and to increase the lock range of a PLL type modulator by inserting a leakage resistance to a phase/frequency detector provided with a conventional charge pump.

CONSTITUTION: In order to expand the lock range, the phase/frequency comparator (PFC) 101 is used and a leakage resistor 102 is used for the output of the charge pump of the PFC is inserted to eliminate a dead band so as not to bring the output into a high impedance forcibly even at locking thereby improving the distortion factor. Even when the leakage resistor 102 is given to the charge pump output of the PFC 101, the function as a frequency comparator is not lost. Since a pulse having a pulse width proportional to the phase difference is generated at the lock state, the dead band is eliminated in the phase comparison characteristic and almost saw-tooth wave-shaped phase comparison characteristic is provided so as to improve the distortion factor remarkably.


Inventors:
MAKIMOTO MITSUO
Application Number:
JP4220285A
Publication Date:
September 06, 1986
Filing Date:
March 04, 1985
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
MATSUSHITA ELECTRIC IND CO LTD
International Classes:
H03L7/093; H03C3/00; H03L7/08; (IPC1-7): H03C3/00; H03L7/08
Domestic Patent References:
JPS56169931A1981-12-26
Attorney, Agent or Firm:
Akira Kobiji (2 outside)



 
Previous Patent: JPS61201504

Next Patent: PHASE DETECTOR CIRCUIT