PURPOSE: To attain high speed thresholding processing by providing an arithme tic operation circuit which applies comparison arithmetic operation to plural picture elements at once and outputs state information of the result of arithmetic operation in addition to the result of arithmetic operation itself with respect to a most significant bit corresponding to each picture element so as to select and interleave optional bits of the output.
CONSTITUTION: An arithmetic operation circuit 34 of a picture processing section 19 of the processing unit applies prescribed arithmetic operation between a source picture data register 32 and a constant register 33. The configuration of the circuit 34 is changed depending on a bit number forming one picture element and executes comparison arithmetic operation at once for plural picture elements. The circuit 34 provides an output of carry information of the result of arithmetic operation and status information such as zero indication information to a most significant bit of each picture element. An interleave circuit 35 applies interleave processing to data outputted from the circuit 34. The output of the circuit 35 is calculated with an output of a destination picture data register 37 at an arithmetic operation circuit 36. Thus, a gradation picture is thresholded at a high speed.
TAKAYAMA SATORU
URANAKA HIROSHI
UESUGI AKIO
ONODERA CHIKA
Next Patent: MULTI-DIMENSION PICTURE STRUCTURE COMPRESSION SYSTEM