Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
RECONFIGURABLE CIRCUIT AND SYSTEM OF THE SAME
Document Type and Number:
Japanese Patent JP2010244238
Kind Code:
A
Abstract:

To provide a reconfigurable circuit appropriately transferring data with an external buffer upon suspension of an internal operation.

The reconfigurable circuit includes: a reconfigurable arithmetic execution unit array including a plurality of arithmetic execution units and a network circuit to provide reconfigurable connections between the arithmetic execution units; a suspension control circuit configured to control execution and suspension of operation of the reconfigurable arithmetic execution unit array; and a buffer circuit configured to temporarily store data supplied from an external source upon suspension of the operation of the reconfigurable arithmetic execution unit array and to supply the stored data to the reconfigurable arithmetic execution unit array upon resumption of the operation of the reconfigurable arithmetic execution unit array.


Inventors:
HANAI TAKASHI
SUDO SHINICHI
Application Number:
JP2009091017A
Publication Date:
October 28, 2010
Filing Date:
April 03, 2009
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU SEMICONDUCTOR LTD
International Classes:
G06F7/00; H03K19/173
Domestic Patent References:
JP2007004338A2007-01-11
JP2008090360A2008-04-17
JP2007128124A2007-05-24
JP2007004338A2007-01-11
Attorney, Agent or Firm:
Tadahiko Ito
Akinori Yamaguchi