To adopt a comparatively simple circuit configuration that reduces a relative error of a plurality of DACs and/or a plurality of ADCs used in a wireless LAN communication circuit.
A semiconductor integrated circuit is provided with: a first group of correction circuits for correcting transmission data outputted from an encoder; a plurality of the DACs that convert corrected transmission data into an analog transmission signal and convert a digital reference signal into an analog reference signal in a DAC test mode; a plurality of ADCs including one ADC that converts an analog received signal into received data, converts the analog reference signal outputted from one DAC in an ADC test mode into a plurality of digital signals, and sequentially converts the analog reference signal outputted from a plurality of the DACs in the DAC test mode into a digital signal; and a second group of correction circuits for correcting the received data outputted from the ADCs to output the result to a decoder.
JP2000209090 | A/D CONVERTER |
JP2011529671 | Data conversion system and method |
JPH09230895 | AUTO-CORRELATION DEVICE |
Masaaki Utsunomiya
Atsushi Watanabe
Next Patent: PROGRAM GUIDE FORMING DEVICE AND NEWEST PROGRAM FRAME INFORMATION DISTRIBUTION SYSTEM