Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SOLID-STATE IMAGING DEVICE
Document Type and Number:
Japanese Patent JP2002271701
Kind Code:
A
Abstract:

To provide a high sensitivity solid-state imaging device that solves a problem of destruction having conventionally been caused through application of a voltage over a puncture voltage to its transistor component because the high sensitivity element requires a thick photoelectric conversion film and a voltage over the withstand voltage of the transistor component is to be applied to the film.

A bias voltage is applied to a source of a MOS transistor of a CMOS circuit section being a component of the solid-state imaging device and destruction of the device is prevented by escaping signal electric charges supplied from the photoelectric conversion film and stored in the drain of the transistor to a substrate of the CMOS circuit section when the voltage applied to the drain of the transistor reaches a prescribed voltage.


Inventors:
ISHIGURO YUICHI
YAMAUCHI MASAHITO
MOROHOSHI MITSUZO
HAYASHIDA TETSUYA
WATABE TOSHIHISA
KOKUBU HIDEKI
WATANABE TOSHIHIDE
Application Number:
JP2001070480A
Publication Date:
September 20, 2002
Filing Date:
March 13, 2001
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
JAPAN BROADCASTING CORP
International Classes:
H01L27/146; H01L31/10; H04N5/335; H04N5/369; H04N5/374; (IPC1-7): H04N5/335; H01L27/146; H01L31/10
Attorney, Agent or Firm:
Sugimura Kosaku (1 person outside)