Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
STACKED NEURAL NETWORK INTEGRATED CIRCUIT
Document Type and Number:
Japanese Patent JP2021033988
Kind Code:
A
Abstract:
To provide a neural network integrated circuit which allows for continuously enhancing integration and reducing cost of neural network LSIs even beyond the limitations of Moore's law due to short channel effects, etc.SOLUTION: A stacked neural network integrated circuit produced by serially connecting stacked Fe-FETs 106-109 adopting a multi-stage stacked vertical transistor structure is provided. The integrated circuit uses one or more transistors constituting one neuron as a basic unit, where a neuron different from the one neuron is stacked above or below the one neuron.SELECTED DRAWING: Figure 1

Inventors:
WATANABE SHIGEYOSHI
Application Number:
JP2019166642A
Publication Date:
March 01, 2021
Filing Date:
August 27, 2019
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
WATANABE SHIGEYOSHI
International Classes:
G06N3/063; G06G7/60; H01L21/336; H01L21/822; H01L27/04; H01L27/1159; H01L27/11597; H01L29/788; H01L29/792



 
Previous Patent: 稜美システム

Next Patent: 指数関数発生回路