To provide a standby circuit which reduces circuit scale and decreases power consumption.
A hard limited intermediate frequency(IF) signal outputted from a receiver 1 is converted to a 2nd IF signal by a frequency converting part 11 of a wait circuit 10, sampled and inputted to matched filters 12 and 13. By the matched filters 12 and 13, the sampled signal is correlated with a coefficient corresponding to a message to a present station, and its absolute value is calculated by absolute value calculation circuits 14 and 15. A discriminating part 16 discriminates whether the absolute value signal is larger than a prescribed threshold value or not and when the correlated output larger than the threshold value is provided, a standby control circuit 17 judges the reception of message to the present station and outputs a start signal to remaining circuits.
SHU TERUHEI
KOTOBUKI KOKURIYOU
Next Patent: INTERMEDIATE FREQUENCY CIRCUIT