ステアリング装置の設計支援装置及びステアリング装置設計支援方法

Title:

ステアリング装置の設計支援装置及びステアリング装置設計支援方法

Document Type and Number:

Japanese Patent JP5071590

Kind Code:

B2

More Like This:

JPH04160682	METHOD FOR CONVERTING TRANSISTOR LEVEL CIRCUIT INTO LOGICAL GATE LEVEL CIRCUIT
JPH04243483	WIRING LAYOUT IN PRINTED WIRING BOARD
JP2002366601	ELECTRONIC CIRCUIT ANALYZER

Inventors:

Sotomaru regular
Naoki Sawada
Shigeru Ichikawa
Ryo Osawa

Application Number:

JP2011534942A

Publication Date:

November 14, 2012

Filing Date:

July 26, 2011

Export Citation:

Assignee:

Nippon Seiko Co., Ltd.

International Classes:

G06F17/50; B62D1/18; B62D5/04; F16D3/38

Domestic Patent References:

JP2004175249A

2004-06-24

Attorney, Agent or Firm:

Hiroaki Sakai

Previous Patent: JPS5071589

Next Patent: JPS5071591