Title:
SYNAPTIC CIRCUIT AND NEURO CIRCUIT USING IT
Document Type and Number:
Japanese Patent JP2003108914
Kind Code:
A
Abstract:
To lower a voltage of a learning pulse and to construct a neural network of a large-scale and low-power consumption neuron element by using a synaptic circuit of a simple circuit configuration.
In this synaptic circuit, a ferroelectric capacitor and a paraelectric capacitor are connected together in series, potential is retained in a serial connection part by the learning signal pulse, and the potential is transmitted by a transmission gate.
More Like This:
Inventors:
TOYODA KENJI
UEDA MICHIHITO
UEDA MICHIHITO
Application Number:
JP2001306118A
Publication Date:
April 11, 2003
Filing Date:
October 02, 2001
Export Citation:
Assignee:
MATSUSHITA ELECTRIC IND CO LTD
International Classes:
G06G7/60; G06N3/063; G11C11/54; H03K19/185; (IPC1-7): G06G7/60; G06N3/063; G11C11/54; H03K19/185
Attorney, Agent or Firm:
Fumio Iwahashi (2 others)
Previous Patent: TABLE FORM DATA MANAGEMENT METHOD AND DEVICE THEREFOR, AND PROGRAM FOR IT
Next Patent: BAR CODE RECOGNITION DEVICE
Next Patent: BAR CODE RECOGNITION DEVICE