Title:
TEST-FACILITATING CIRCUIT
Document Type and Number:
Japanese Patent JPS59191340
Kind Code:
A
Abstract:
PURPOSE:To reduce the number of test control circuits by a method wherein the selective circuit, which selectively outputs a plurality of output signals, is controlled by the output of a counter circuit. CONSTITUTION:A counter 301 and a control circuit 20 are provided for the purpose of controlling a selective circuit which selectively outputs a part or whole of a plurality of output signals of an integrated circuit. The counter 301 is initially set by the initially-setting signal applied through the intermediary of a line 305 and counted up by the clock which is propagated through the intermediary of a line 304. The switching between the normal operation and the test operation is performed by the external terminal TE. The counter 301 counts up every time a clock is inputted, the output of the control circuit is switched by the output of the counter 301, and and the output of the integrated circuit is selected.
More Like This:
| WO/2021/030322 | SYSTEM AND METHOD OF OBJECT DETECTION USING AI DEEP LEARNING MODELS |
| WO/2011/087763 | TERMINAL FOR FLAT TEST PROBE |
Inventors:
SUZUKI SHIYOUHEI
Application Number:
JP6601683A
Publication Date:
October 30, 1984
Filing Date:
April 14, 1983
Export Citation:
Assignee:
TOSHIBA KK
International Classes:
G01R31/20; H01L21/66; H01L21/822; H01L27/04; (IPC1-7): G01R31/20; H01L27/04
Attorney, Agent or Firm:
Takehiko Suzue