To provide a thin film transistor which ensures excellent productivity as well as having excellent properties and a highly reliable gate insulation layer, and to provide a manufacturing method of the same.
A thin film transistor including, on a substrate 9, an active layer 11 having a source region 17, a channel region 18 and a drain region 19, a gate electrode layer 16, and a gate insulation layer 15 formed between the active layer 11 and the gate electrode layer 16. The gate insulation layer 15 is formed of a first silicon oxide film 12 formed on the side of the active layer 11, a second silicon oxide film 14 formed on the side of the gate electrode layer 16, and a silicon nitride film 13 formed between the first silicon oxide film 12 and the second silicon oxide film 14.
KIKUCHI TORU
HASHIMOTO YUKINORI
KURATA TAKAOMI
ASARI SHIN
SAITO KAZUYA
JPH07235530A | 1995-09-05 | |||
JP2003142496A | 2003-05-16 | |||
JP2000150389A | 2000-05-30 | |||
JP2001102322A | 2001-04-13 | |||
JP2000243802A | 2000-09-08 | |||
JP2001237237A | 2001-08-31 | |||
JP2001135824A | 2001-05-18 |
Shinichi Abe
Yuji Tsujida
Next Patent: SEMICONDUCTOR LIGHT-EMITTING ELEMENT