Title:
A distorted compensation circuit and a distortion compensation method
Document Type and Number:
Japanese Patent JP6179306
Kind Code:
B2
Inventors:
Nobuhiko Ando
Noto Ichizo
Kenji Kawakami
Noto Ichizo
Kenji Kawakami
Application Number:
JP2013193623A
Publication Date:
August 16, 2017
Filing Date:
September 19, 2013
Export Citation:
Assignee:
Mitsubishi Electric Corporation
International Classes:
H03F1/32; H04B1/04
Domestic Patent References:
| JP2008005129A | ||||
| JP10322137A | ||||
| JP2002094335A | ||||
| JP2002026998A | ||||
| JP2003298429A |
Attorney, Agent or Firm:
Tadahiko Inaba
Kanako Murakami
Shigeaki Matsui
Kuratani Yasutaka
Kanako Murakami
Shigeaki Matsui
Kuratani Yasutaka
Previous Patent: A classifying apparatus, a classifying method, and electronic equipment
Next Patent: BIAS TIRE FOR HEAVY LOAD
Next Patent: BIAS TIRE FOR HEAVY LOAD