半導体記憶装置 - Kioxia Corporation

Title:

半導体記憶装置

Document Type and Number:

Japanese Patent JP7464769

Kind Code:

B2

More Like This:

JP6978590	Decoding circuit coupled to a memory array
WO/2022/265711	DIMM SOCKET WITH SEATING FLOOR TO MEET BOTH LONGER LENGTH EDGE CONTACTS AND SHORTER LENGTH EDGE CONTACTS
WO/2023/245204	RESISTIVE RANDOM-ACCESS MEMORY DEVICES WITH COMPOUND NON-REACTIVE ELECTRODES

Inventors:

Masato Sugita
Naoki Kimura
Daisuke Kimura

Application Number:

JP2023026967A

Publication Date:

April 09, 2024

Filing Date:

February 24, 2023

Export Citation:

Assignee:

Kioxia Corporation

International Classes:

G11C5/02; G11C5/04; H01L23/538

Domestic Patent References:

Attorney, Agent or Firm:

Sakai International Patent Office

Previous Patent: Entropy encoding of motion vector differences

Next Patent: Check order of motion candidates in LUT