Title:
DATA STORAGE METHOD WITH ERROR CORRECTION
Document Type and Number:
WIPO Patent Application WO2003038620
Kind Code:
A3
Abstract:
The invention concerns a data storage method enabling error detection and correction in an organized storage for reading and writing words of a first number (m) of bits and optionally for modifying only part of such a word, comprising the following steps which consist in: associating an error detection and correction code with a group of a second number (k=1) of words; and at each partial writing in the group of words, calculating a new code of the modified group of words; performing a verification operation and, if an error occurs, carrying out an error correction of the modified word and/or of the new code.
More Like This:
| WO/2014/040047 | CONTROL OF DEDICATED NON-VOLATILE ARRAYS FOR SPECIFIC FUNCTION AVAILABILITY |
| JPH09305328 | DISK ARRAY DEVICE |
| WO/2022/047040 | SHARED ERROR CORRECTION CODE (ECC) CIRCUITRY |
Inventors:
NICOLAIDIS MICHAEL (FR)
Application Number:
PCT/FR2002/003758
Publication Date:
August 10, 2006
Filing Date:
October 31, 2002
Export Citation:
Assignee:
IROC TECHNOLOGIES (FR)
NICOLAIDIS MICHAEL (FR)
NICOLAIDIS MICHAEL (FR)
International Classes:
G06F11/10; G06F12/02; G06F21/55; G11C8/00; H03M13/47; H04L9/06
Domestic Patent References:
| WO2001014971A1 | 2001-03-01 |
Foreign References:
| US3814921A | 1974-06-04 | |||
| US3573728A | 1971-04-06 | |||
| EP0491073A1 | 1992-06-24 |
Download PDF:
Previous Patent: A METHOD, AN APPARATUS AND A COMPUTER PROGRAM PRODUCT FOR MANAGING HIERARCHICAL STRUCTURES
Next Patent: PROCESSOR-MEMORY SYSTEM
Next Patent: PROCESSOR-MEMORY SYSTEM