Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
INTEGRATOR RESET MECHANISM
Document Type and Number:
WIPO Patent Application WO2005011122
Kind Code:
A3
Abstract:
An integrator with a reset mechanism comprises an integration capacitor and a replacement integration capacitor, wherein the integration capacitor is replaced with the replacement integration capacitor during a reset operation. A method of resetting an integrator comprises temporarily removing an integration capacitor and replacing the integration capacitor with a reset capacitor during a reset operation of the integrator. The method may further comprise temporarily removing the integration capacitor and replacing it with a reset capacitor multiple times during a single reset operation of the integrator.

Inventors:
DELIGHT GUY (US)
LEREVEREND REMI (US)
Application Number:
PCT/US2004/021524
Publication Date:
March 31, 2005
Filing Date:
July 01, 2004
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
ZARLINK SEMICONDUCTOR AB (SE)
DELIGHT GUY (US)
LEREVEREND REMI (US)
International Classes:
G06G7/186; H03M1/06; H03M3/00; H03M3/02; (IPC1-7): H03M1/06
Foreign References:
US6570519B12003-05-27
US6169427B12001-01-02
US6037836A2000-03-14
US6194946B12001-02-27
US6061009A2000-05-09
US5796848A1998-08-18
US6285769B12001-09-04
US5973536A1999-10-26
US6249237B12001-06-19
Other References:
SCHREIER R ET AL: "Multibit bandpass delta-sigma modulators using N-path structures", PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS. SAN DIEGO, MAY 10 - 13, 1992, PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS. (ISCAS), NEW YORK, IEEE, US, vol. VOL. 4 CONF. 25, 3 May 1992 (1992-05-03), pages 593 - 596, XP010061266, ISBN: 0-7803-0593-0
CHAO K C-H ET AL: "A HIGHER ORDER TOPOLOGY FOR INTERPOLATIVE MODULATORS FOR OVERSAMPLING A/D CONVERTERS", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, IEEE INC. NEW YORK, US, vol. 37, no. 3, 1 March 1990 (1990-03-01), pages 309 - 318, XP000128630
LI YU ET AL: "Mismatch cancellation for double-sampling sigma-delta modulators", CIRCUITS AND SYSTEMS, 1998. ISCAS '98. PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL SYMPOSIUM ON MONTEREY, CA, USA 31 MAY-3 JUNE 1998, NEW YORK, NY, USA,IEEE, US, vol. 1, 31 May 1998 (1998-05-31), pages 356 - 359, XP010289627, ISBN: 0-7803-4455-3
BERG S K ET AL: "AN 80-MSAMPLE/S VIDEO SWITCHED-CAPACITOR FILTER USING A PARALLEL BIQUADRATIC STRUCTURE", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 30, no. 8, 1 August 1995 (1995-08-01), pages 898 - 905, XP000524388, ISSN: 0018-9200
Download PDF: