Title:
MECHANISM FOR DECODING LINEARLY-SHIFTED CODES TO FACILITATE CORREECTION OF BIT ERRORS DUE TO COMPONENT FAILURES
Document Type and Number:
WIPO Patent Application WO2000073906
Kind Code:
A9
Abstract:
A mechanism for decoding linear shifted codes employs two shift registers. The shift registers are independently controlled by an associated control unit. Initially, the received parity bits are stored in a first shift register and the global syndrome bits are stored in a second shift register. The contents of the shift registers are shifted and combined until all L bits of the syndrome code identifying a failed component have been recorded (where L is the smallest integer such that 2∨ L> =, where M is the number of components used).
Inventors:
CYPHER ROBERT
Application Number:
PCT/US2000/014852
Publication Date:
July 04, 2002
Filing Date:
May 30, 2000
Export Citation:
Assignee:
SUN MICROSYSTEMS INC (US)
International Classes:
G06F11/10; G06F12/16; G11B20/18; H03M13/15; (IPC1-7): G06F11/00
Download PDF:
Previous Patent: TEST INTERFACE FOR ELECTRONIC CIRCUITS
Next Patent: METHOD OF IDENTITY CERTIFICATION
Next Patent: METHOD OF IDENTITY CERTIFICATION