[Technical Field] The present invention relates to a multi chip module and a fabrication method thereof.

[Background Art] Multi chip module refers to a module for minimizing an occupation area of a chip and a circuit on a substrate, thereby realizing miniaturization and simplification. FIG. 1 is a schematic view illustrating a construction of a related art multi chip module. As shown in FIG. 1, the related art multi chip module includes a plate 11, a lead 13, a substrate 15, a passive element 17, a wire 19, and a signal pattern 21. The lead 13 is connected to the plate 13, and the substrate 15 is adhered to the plate 11 by adherence member (for example epoxy). The signal pattern 21 and the passive element 17 are formed at the substrate 15. The signal pattern 21 and the passive element 17 are connected with the lead 13 by the wire 19. A related art process of fabricating the above constructed multi chip module will be described with reference to FIGS. 2 to 5. FIGS. 2 to 5 are process diagrams illustrating the related art process of fabricating the multi chip module. In order to form the related art multi chip module, as shown in FIG. 2, first, the substrate 15 is formed. Here, the substrate 15 can have the necessary signal pattern 21 formed thereat. After that, the substrate 15 is adhered to a package shown in FIG. 3. Here, the package is comprised of the plate 11 and the lead 13. The substrate 15 is adhered on the plate 11 using the epoxy (for example, sheet epoxy). At this time, the substrate 15 is adjusted in position so that the signal pattern 21 formed at the substrate 15 and the lead 13 can be well aligned (Referring to FIG. 4). The substrate 15 is equally rubbed to prevent the generation of a bubble at the epoxy and to disperse epoxy uniformly. After that, the epoxy is cured at a predetermined temperature to firmly adhere the substrate 15 to the plate 11. This process can be performed within an oven. Next, as shown in FIG. 5, the passive element 17 is die bonded to the signal pattern 21 formed at the substrate 15. Further, the signal pattern 21 formed at the substrate 15 is connected with the lead 13 using the wire 19. At this time, the signal pattern 21 and the passive element 17 formed at the substrate 15 can be also connected using the wire 19. As described above, the plate 11 and ά\e substrate 15 are mutually adhered using epoxy. The substrate 15 is rubbed to prevent the generation of the bubble at the epoxy while the signal pattern 21 formed on the substrate 15 and the lead 13 can be well controlled and aligned. The substrate 15 is put and rubbed on the plate 11 having the epoxy coated thereon and if so, the substrate 15 generates the motion on the plate 11. However, in case where the epoxy is completely cured before the substrate 15 is aligned in position on the plate 11, the signal pattern 21 formed at the substrate 15 and the lead 13 are not aligned rightly. This is illustrated in FIG. 6. FIG. 6 illustrates a problem of the related art multi chip module. In other words, as shown in FIG. 6, in case where the signal pattern 21 formed at the substrate 15 and the lead 15 are not aligned rightly, there can occur a drawback in connecting the signal pattern 21 and the lead 13 using the wire 19. There is a disadvantage in that workability can be deteriorated in wire bonding, and a wire pull value representing a bonding degree of the wire 19 is reduced due to the lengthening of the wire 19, thereby releasing the wire 19 when an environmental test such as an impact test and a vibration test is performed. In case where the wire bonding process is automatically performed using a bonding machine, in addition to the above mentioned drawback, there is a drawback in that the bonding machine does not rightly detect positions of the lead 13 and the signal pattern 21 and therefore, the wire bonding process itself cannot be rightly performed. As such, in case where the signal pattern 21 formed at the substrate 15 and the lead 13 are not rightly aligned, there can also occur a case where the substrate 15 should be adhered to the plate 11 again, and a case where the plate 11 and the substrate 15 should be disused.

[Disclosure] [Technical Problem] Accordingly, the present invention is directed to a multi chip module and a fabrication method thereof that substantially obviate one or more of the problems due to limitations and disadvantages of the related art. An object of the present invention is to provide a multi chip module for aligning a substrate in a desired position on a plate where the multi chip module is constructed, and a fabrication method thereof.

[Technical Solution] To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, there is provided a multi chip module including: a plate; a substrate adhered to the plate, and having a chip and a signal pattern formed thereat; and a stopper formed at the plate, and defining a region where the substrate is adhered. In another aspect of the present invention, there is provided a method of fabricating a multi chip module, the method including: providing a plate connected with a lead, and having a region defined by a stopper; adhering a substrate having a chip and a signal pattern, to the region defined by the stopper on the plate; and wire bonding the signal pattern with the lead.

[Advantageous Effects] According to the present invention, there is an advantage in that a substrate can be aligned in a desired position on a plate where the multi chip module is constructed. Further, according to the present invention, there is an advantage in that a signal pattern formed at a substrate and a lead can be constantly aligned and therefore, a wire bonding process between the signal pattern and the lead can be efficiently performed.

[Description of Drawings] FIG. 1 is a schematic view illustrating a construction of a related art multi chip module. FIGS. 2 to 5 are process diagrams illustrating a related art process of fabricating a multi chip module. FIG. 6 illustrates a problem of a related art multi chip module. FIG. 7 schematically illustrates a construction of a multi chip module according to the present invention. FIGS. 8 to 11 are process diagrams illustrating a process of fabricating a multi chip module according to the present invention. FIG. 12 illustrates a multi chip module according to another embodiment of the present invention. FIG. 13 illustrates a multi chip module according to a further another embodiment of the present invention.

[Mode for Invention] Hereinafter, embodiments of the present invention will be described in detail with reference to accompanying drawings. FIG. 7 schematically illustrates a construction of a multi chip module according to the present invention. As shown in FIG. 7, the inventive multi chip module comprises a plate 51, a stopper 51a, a lead 53, a substrate 55, a passive element 57, a wire 59, and a signal pattern 61. The lead 53 is connected to the plate 53, and the substrate 55 is adhered to the plate 51 by adherence member (for example epoxy). The signal pattern 61 and the passive element 57 are formed at the substrate 55. The signal pattern 61 and the passive element 57 are connected with the lead 53 by the wire 59. Further, a plurality of stoppers 51a are formed at the plate 51, and an adherence position of the substrate 55 is determined by the stopper 51a. A process of fabricating the above constructed multi chip module will be described with reference to FIGS. 8 to 11. FIGS. 8 to 11 are process diagrams illustrating the process of fabricating the multi chip module according to the present invention. In order to form the inventive multi chip module, as shown in FIG. 8, first, the substrate 55 is formed. Here, the substrate 55 can have the necessary signal pattern 61 formed thereat. After that, the substrate 55 is adhered to a package shown in FIG. 9. Here, the package is comprised of the plate 51 and the lead 53. The plurality of stoppers 51a are formed at the plate 51. The stopper 51a defines a region at which the substrate 55 is adhered. The stoppers 51a can be formed at outside of the plate 51. The stoppers 51a can be formed at both left and right ends of the plate 51 and at both upper and lower ends of the plate 51. Further, as shown in FIG. 9, the stoppers 51a can be also formed to have predetermined thicknesses and lengths at portions of the both left and right ends and the both upper and lower ends. The stoppers 51a can be also formed to have predetermined thicknesses, though not illustrated, corresponding to total lengths of the left and right ends and the upper and lower ends of the plate 51. The stopper 51a can be formed in a process of fabricating the plate 51, and this can be easily performed using a process such as a metallic injection. Further, the stopper 51a can be also separately formed to be adhered to the plate 51. Accordingly, as shown in FIG. 10, the substrate 55 is adhered within the region defined by the stopper 51a. Here, the substrate 55 is adhered on the plate 51 using epoxy (for example, sheet epoxy). It is designed to provide a minute gap between the stopper 51a and a rim of the substrate 55. Accordingly, the substrate 55 can generate a flow only within a determined region and allow a uniform dispersion of the epoxy resulting from a motion of the flow, thereby preventing the generation of a bubble at the epoxy. In the present invention, the adherence position of the substrate 55 is limited by the stopper 51a, thereby naturally solving a drawback of the alignment of the signal pattern 61 formed at the substrate 55, and the lead 53. After that, the epoxy is cured at a predetermined temperature to firmly adhere the substrate 55 to the plate 51. This process can be performed within an oven. Next, as shown in FIG. 11, the passive element 57 is die bonded to the signal pattern 61 formed at the substrate 55. Further, the signal pattern 61 formed at the substrate 55 is connected with the lead 53 using the wire 59. At this time, the signal pattern 61 and the passive element 57 formed at the substrate 55 can be also connected using the wire 59. In the present invention, as described above, the plate 51 and the substrate 55 are mutually adhered using epoxy, and its adherence region is defined and therefore, there is an advantage in that the signal pattern 61 formed on the substrate 55 and the lead 53 can be well aligned naturally. Accordingly, in the present invention, the adherence position of the substrate 55 to the plate 51 can be limited, the alignment of the signal pattern 61 and the lead 53 can be constantly maintained, and their gap can be constantly maintained. Accordingly, a wire bonding process for connecting the signal pattern 61 and the lead 53 can be efficiently performed, and a reliability can be also secured. Further, there does not occur a drawback in the alignment of the plate 51 and the substrate 55 and therefore, the plate 51 and the substrate 55 can be efficiently used without disuse. FIG. 12 illustrates a multi chip module according to another embodiment of the present invention. As shown in FIG. 12, the inventive multi chip module comprises a plate 51, a lead 53, and a stopper 61a. This is different from the multi chip module of FIG. 7 in that the stopper 61a is different in its formation position. In other words, in the multi chip module of FIG. 12, the stoppers 61a are formed at central regions of left and right ends and at central regions of upper and lower ends of the plate 51. Though not illustrated in the drawings, but a substrate to be later adhered is adhered and fixed within a region defined by the stopper 61a. As such, the region where the substrate is adhered is limited by the stopper 61a and accordingly, it is not required to consider an alignment drawback of a signal pattern formed at the substrate and the lead 53. The stopper 61a can be formed in a process of fabricating the plate 51, and this can be easily performed using a process such as a metallic injection. Further, the stopper 61a can be also separately formed to be adhered to the plate 51. Further, the inventive multi chip module can be also formed as shown in FIG. 13. FIG. 13 illustrates a multi chip module according to a further another embodiment of the present invention. As shown in FIG. 13, the inventive multi chip module comprises a plate 51, a lead 53, and a stopper 71a. This is different from the multi chip module of FIG. 7 in that the stopper 71a is different in its formation position. In other words, in the multi chip module of FIG. 13, the stoppers 71a are formed at corners where left and right ends of the plate 51 meet with upper and lower ends of the plate 51. Though not illustrated in the drawings, but a substrate to be later adhered is adhered and fixed within a region defined by the stopper 71a. As such, the region where the substrate is adhered is limited by the stopper 71a and accordingly, it is not required to consider an alignment drawback of a signal pattern formed at the substrate and the lead 53. The stopper 71a can be formed in a process of fabricating the plate 51, and this can be easily performed using a process such as a metallic injection. Further, the stopper 71a can be also separately formed to be adhered to the plate 51.