PLASMA DISPLAY PANEL AND MANFACTURING METHOD THEREOF

WIPO Patent Application WO/2012/172711

A1

A plasma display panel manufacturing method comprises: a step of forming a bus electrode by segment exposure in two regions, a first electrode region and a second electrode region, in the center of a front surface substrate; a step of forming a partition by segment exposure in two regions, a first partition region and a second partition region, in the center of a rear surface substrate; a step of deriving an aperture ratio of the first electrode region and an aperture ratio of the second electrode region near a boundary of the first electrode region and the second electrode region; a step of deriving an aperture ratio of the first partition region and an aperture ratio of the second partition region near a boundary of the first partition region and the second partition region; a step of deriving a first difference value by subtracting the value of multiplying the aperture ratio of the second electrode region by the aperture ratio of the second partition region from the value of multiplying the aperture ratio of the first electrode region by the aperture ratio of the first partition region; and a step of positioning such that the electrode regions and the partition regions face one another according to the absolute values of each difference value.

NAKAJIMA TORU
UEDA KENTARO
KOBAYASHI HIROSHI
SETO NOBUYUKI

PCT/JP2012/001482

December 20, 2012

March 05, 2012

Click for automatic bibliography generation  

PANASONIC CORP (JP)
NAKAJIMA TORU
UEDA KENTARO
KOBAYASHI HIROSHI
SETO NOBUYUKI

H01J9/02; G03F7/22; H01J9/26; H01J11/22; H01J11/36

WO2007113941A1

2007-10-11

JPH10241563A	1998-09-11
JPH03192631A	1991-08-22
JP2007335138A	2007-12-27
JP2005309294A	2005-11-04
JP2007200879A	2007-08-09

NAITO, Hiroki et al. (JP)
Hiroki Naito (JP)

View/Download PDF      PDF Help

Previous Patent: MULTI-FLUTE ENDMILL

Next Patent: SPARK PLUG