Title:
SYSTEM AND METHOD FOR MONITORING A POWER SUPPLY LEVEL
Document Type and Number:
WIPO Patent Application WO2006138077
Kind Code:
B1
Abstract:
A system and method are provided herein for monitoring the integrity of a power supply by monitoring a level of the power supply voltage supplied to one or more system components. The method, as described herein, includes setting a bit in a status register after the power supply level reaches a threshold level, and monitoring a state of the bit to determine if the power supply level has dropped below the threshold level. For example, the method may determine that the power supply level has dropped below the threshold level if the state of the bit changes from a set bit to a cleared bit. In addition, the system and method described herein may be used for detecting the occurrence of a power abnormality by providing additional resources/information about a power related event.
Inventors:
LI GABRIEL M (US)
RICHMOND GREG J (US)
RICHMOND GREG J (US)
Application Number:
PCT/US2006/021369
Publication Date:
February 22, 2007
Filing Date:
June 01, 2006
Export Citation:
Assignee:
CYPRESS SEMICONDUCTOR CORP (US)
LI GABRIEL M (US)
RICHMOND GREG J (US)
LI GABRIEL M (US)
RICHMOND GREG J (US)
International Classes:
G06F1/28
Download PDF:
Previous Patent: ORGANIC ELEMENT FOR LOW VOLTAGE ELECTROLUMINESCENT DEVICES
Next Patent: DOCUMENT DELIVERY SYSTEM
Next Patent: DOCUMENT DELIVERY SYSTEM