Title:
TEMPERATURE-COMPENSATED CURRENT REFERENCE CIRCUIT
Document Type and Number:
WIPO Patent Application WO2004025390
Kind Code:
A3
Abstract:
A current-reference circuit comprises a CMOS differential amplifier having first output node comprising a drain of a first n-channel MOS transistor and a second output node comprising a drain of a second n-channel MOS transistor. A first p-channel MOS transistor has a source coupled to a supply potential, a gate coupled to the second output node, and a drain. A first PNP bipolar transistor has an emitter coupled to the drain of the first p-channel MOS transistor through a first resistor and to a gate of the second n-channel MOS transistor, and a collector and a base both coupled to ground. A second PNP bipolar transistor has an emitter coupled to the drain of the first p-channel MOS transistor through a second resistor in series with a third resistor, and a collector and a base both coupled to ground. The gate of the first n-channel MOS transistor is coupled to a common node between the second and third resistors. A third n-channel MOS transistor has a drain coupled to the drain of the first p-channel MOS transistor, a source coupled to ground through a fourth resistor, and a gate coupled to either a reference potential or to the common node between the second and third resistors.
More Like This:
| WO/1991/005404 | CURRENT MIRROR |
| JP3638318 | DEVICE FOR REGULATING VOLTAGE DROP ACROSS LOAD |
| JPS5811648 | [Title of the Invention] Den Atsudentatsu Cairo |
Inventors:
ODDONE GIORGIO
BEDARIDA LORENZO
CHINOSI MAURO
BEDARIDA LORENZO
CHINOSI MAURO
Application Number:
PCT/US2003/028835
Publication Date:
June 16, 2005
Filing Date:
September 12, 2003
Export Citation:
Assignee:
ATMEL CORP (US)
International Classes:
G05F3/26; G05F1/10; G05F3/02; G05F3/16; G05F3/24; (IPC1-7): G05F1/10; G05F3/16
Foreign References:
| US6501299B2 | 2002-12-31 | |||
| US6407622B1 | 2002-06-18 | |||
| US6452437B1 | 2002-09-17 | |||
| US5821564A | 1998-10-13 | |||
| US6392472B1 | 2002-05-21 | |||
| US6388507B1 | 2002-05-14 | |||
| US20030160649A1 | 2003-08-28 |
Other References:
See also references of EP 1561153A4
Download PDF:
Previous Patent: DAC-BASED VOLTAGE REGULATOR FOR FLASH MEMORY ARRAY
Next Patent: SYSTEM AND METHOD OF SEARCHING DATA UTILIZING AUTOMATIC CATEGORIZATION
Next Patent: SYSTEM AND METHOD OF SEARCHING DATA UTILIZING AUTOMATIC CATEGORIZATION